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With the development of wireless communication systems and consumer 
electronic products, design and manufacture of low-power high-speed 
analog-to-digital converter (ADC) is an urgent requirement. Because of its 
configuration advantages of low power consumption, high speed and high accuracy, a 
pipelined ADC has been widely used in integrated circuits. 
Implementation of a low-power high-speed pipelined ADC is the objective of 
this thesis. First, the basic principles and system architecture of a pipelined ADC 
which consists of 1.5 bits per stage are introduced. And then various non-ideal factors 
on the impact of a pipelined ADC which can be as important references to the design 
of system module circuits are analyzed. In order to reduce system power consumption, 
the sample and hold circuit in the front end of a pipelined ADC is eliminated in the 
design. At the same time, the technique of sampling capacitor scalded down gradually 
in each stage is employed to further decrease power dissipation. As we know, the 
operational amplifier is one of the key circuits in each stage module, so the low-power 
high-performance telescopic gain-boosted topology to improve the speed of circuits 
and anti-jamming capability is employed in the implementation. Besides, a wild 
swing bias circuit for the operational amplifiers which is not sensitive to the process 
variation to increase the stability of them is done. To improve the performance of 
converters, the traditional clock generator circuit is also ameliorated, which can 
extend the sampling and hold time to make the output voltage be better established in 
each stage of a pipelined ADC. In this thesis, not only a traditional low-power 
high-speed 10-bit pipelined ADC is implemented, but also a pipelined ADC with 
operational amplifier sharing technique is designed. For the latter, a new 
switched-capacitor common mode feedback circuit is used to overcome the 
disadvantage of the operational amplifier not reset because it is in the amplifying 














pipelined ADC are compared. 
The circuits in this thesis are based on Charter 0.35um 2P4M CMOS 
mixed-signal technology. In the end, the simulation results of the circuits show that 
the effective number of bits is 9.1460 and the power consumption is 50.9mW when 
the input sine-wave signal is 24.951171875MHz and the clock frequency is 50MHz in 
the pipelined ADC with traditional architecture, but the effective number of bits is 
8.9647 and the power consumption is 28.4mW in the pipelined ADC with operational 
amplifier sharing technique in the same input signal and clock frequency. The above 
two ADCs meet the design requirements. 
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Rate Analog-to-digital Converter) 和 过 采 样 率 模 数 转 换 器 (Oversampling 
Analog-to-digital Converter)。 
1.2.1 奈奎斯特速率模数转换器 
    当采样频率为输入信号频率的两倍时，称为奈奎斯特采样定理，而使用这种
采样方式的模数转换器叫做奈奎斯特速率模数转换器。而一般的奈奎斯特式速率













1.2.2 过采样率 ADC 
过采样率 ADC，又称为△-∑ ADC，是一种以高于奈奎斯特速率采样的





















































































Degree papers are in the “Xiamen University Electronic Theses and Dissertations Database”. Full
texts are available in the following ways: 
1. If your library is a CALIS member libraries, please log on http://etd.calis.edu.cn/ and submit
requests online, or consult the interlibrary loan department in your library. 
2. For users of non-CALIS member libraries, please mail to etd@xmu.edu.cn for delivery details.
厦
门
大
学
博
硕
士
论
文
摘
要
库
